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Abstract – The high penetration of wind power systems in the 
electrical network has introduced new issues in the stability and 
transient operation of the grid. By means of providing advanced 
functionalities to the existing power converters of such power 
plants it is possible to enhance their performance and also to 
support the grid operation, as the new grid codes demand. The 
connection of FACTS based on power converters, such as 
STATCOMs, are also contributing to the integration of 
renewable energies improving their behavior under 
contingencies. However, in both cases it is needed to have a grid 
voltage synchronization system, able to work under unbalanced 
and distorted conditions. This paper presents the discrete 
representation and performance of three PLL’s structures, 
designed to work in that kind of situations. Their 
synchronization capability will be tested in different scenarios 
and their performance constraints will be established according 
to the Grid Code Requirements (GCRs) 
 
I. INTRODUCTION 
 
The classical electricity infrastructure is moving towards a 
distributed power generation system, where the renewable 
energies, especially wind energy, are becoming important 
players. The increasing heterogeneity of the network has 
reinforced the already existing concern about power quality 
and the grid stability. As a consequence, the grid connection 
standards are becoming more restrictive in response to the 
transmission system operators (TSO) demands, that ask for 
more reliability [1].  
In the challenge of integrating such different technologies the 
inclusion of power electronics converters, as an interface 
between the generator systems and the net, has permitted the 
development of power control strategies that extends their 
capability to interact with the grid under faulty scenarios [2].  
For instance when FACT’s functionalities are implemented at 
the grid side converters of wind turbines, taking advantage of 
the existing power converters, the generation system is able to 
support the grid voltage in case of sags. Moreover, an 
improvement of the Fault Ride Through (FRT) capability can 
be also reached in such systems with these functionalities. 
The installation of STATCOMs, devoted to support the grid 
and to enhance the FRT of entire wind farms, is also a good 
example of the improvements that advanced power 
processing is providing to the integration of renewable 
energies.  
In all these applications the grid voltage synchronization 
capability has gained lately a great importance, as a good 
synchronization under balanced and unbalanced is needed 
[3]-[4].  
Nevertheless, having a good synchronization permits not only 
a good monitoring of the grid voltage phase and amplitude, or 
enhancing the capability of injecting power into the grid. A 
good PLL can provide further advanced functionalities to the 
control system, as it is the case of the islanding detection 
mode for wind farms [5] or, as it is mentioned in [6], for 
getting the current harmonic reference for active filtering 
applications. In a nutshell, the possibilities that an accurate 
grid synchronization method offers are summarized in Fig. 1.  
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Fig. 1.- Grid synchronization applications 
 
In this paper three solutions for that topic, based on the 
following advanced PLL’s topologies will be tested and 
compared: Double synchronous reference frame PLL (DSRF 
PLL), Dual Sogi PLL ( DSOGI PLL ) and Three Phase 
Enhanced PLL ( 3PH EPLL PLL ). 
This analysis will be focused on their application for wind 
power systems or FACTS equipments devoted to support the 
operation of wind farms in case of grid faults. Hence, their 
performance in the estimation of the positive sequence 
variables in different scenarios will be discussed  [7]-[9].  
 
I. GRID SYNCHRONIZATION TARGETS OF GCR 
 
In order to evaluate the response of the grid synchronization 
topologies under test a common performance requirement for 
all the structures have been established considering the 
implicit needs that can be derived from the GCR. 
In the German standard it is stated that the voltage control 
must take place within 20 ms after the fault recognition by 
providing a reactive current on the low voltage side of the 
generator transformer to at least 2% of the rated current for 
each percent of the voltage dip, even the 100% of reactive 
power delivery must be possible if necessary. 
A similar condition is given in the Spanish grid code, where 
the wind power plants are required to stop drawing inductive 
reactive power within 100 ms of a voltage drop and to be able 
to inject reactive power after 150 ms. Moreover the Spanish 
TSO requires also the injection of reactive power during 
150ms after the clearance of the fault. Considering the 
aforementioned demands, in this work it will be considered 
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that the estimation of the voltage conditions shall be carried 
out within 20-25 ms. 
 
II.  DESCRIPTION OF THE THREE SYNCHRONIZATION 
SYSTEMS 
 
Despite Synchronous reference frame PLL´s (SRF PLL) have 
a good response under balanced conditions their performance 
become insufficient in faulty grids and their good operation is 
highly conditioned to the frequency stability [10]. The 
topologies analyzed as follows are able to overcome the 
problems of the classical PLL, by means of building 
frequency, and amplitude adaptive structures, able to 
withstand in case of unbalanced systems, faulty and harmonic 
polluted grids.  
 
A.- Double synchronous reference frame PLL ( DSRF PLL) 
 
The DSRF PLL (Fig. 2) is broadly discussed in [11] and [12]. 
In short, this algorithm enhances the dynamical response of a 
classical SRF PLL system, reinforcing its performance under 
unbalanced, and polluted conditions.  
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Fig. 2.- DSRF PLL block diagram 
 
Its operation principle is based on the idea of subtracting the 
homopolar and the estimated negative sequence from the 
input, leaving just the positive sequence to the SRF PLL. 
 
B.- Dual SOGI PLL ( DSOGI PLL ) 
 
This synchronization system, presented in [13], is based on  
the implementation of two parallel SOGI [14]-[16].  
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Fig. 3.- DSOGI PLL block diagram 
 
This structure, depicted in Fig. 3, permits a good filtering of 
the input signal and, at the same time, behaves as a quadrature 
signal generator (QSG), something that facilitates the phase 
and magnitude detection of the positive sequence using a PI 
control block. This concept of PLL, based on second order 
integrators, has been implemented before for one phase 
systems, achieving  satisfactory results [14] –[15]. 
 
C.- Three phase enhanced PLL( 3phEPLL PLL) 
 
This PLL (Fig. 4) is an extension of the one phase EPLL 
[17], a synchronization tool based also on the adaptive 
bandpass filter idea, for the three phase case [18].  
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Fig. 4.- 3 ph EPLL PLL diagram block 
 
The author adapts the solution for that topology implementing  
“the computational unit” [18] block, something that finally 
permits the positive sequence detection by using another 
EPLL. 
 
III. DISCRETE IMPLEMENTATION 
 
The discretization process will be described for the different 
building blocks presented previously, nevertheless those 
whose discrete equations are equal to its continuous 
representation, as the ab or dq0 transform, will not be 
discussed here. 
 
A.- DSRF PLL discretization 
 
This section will be more concerned about the phase locked 
loop and the lowpass filter discretization, whose 
representation are not direct in the discrete domain. As far as 
the DSOGI-PLL is using analogous blocks for detecting the 
phase and the amplitude the results obtained here will be 
considered also a part of the DSOGI discretization.  
 
Phase block discretization 
 
In the DSRF PLL the estimation of the angle comes from the 
integration of the estimated frequency, which corresponds to 
the output of a PI, as shown in Fig. 5. 
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Fig. 5.- Angle estimation 
 
The discrete representation of the PI can be divided in two 
parts, the proportional and the integral part. The first one is 
directly implemented by (1) & (2): 
 
[ ] [ ]' 1refq qe n v v n+ += - -  (1) 
[ ] [ ]'prop pw n k e n= ×  (2) 
 
While the integral part can be calculated as: 
 
[ ] [ ] [ ] [ ]int int
1
' ' 1
2 2
i s i sk T e n k T e nw n w n
-
= - + +  (3) 
 
The total output of the controller is the addition of (2) & (3), 
as well as the feedforward signal (4): 
 
[ ] [ ] [ ]int' ' 'propw n w n w n ffw= + +  (4) 
 
where kp = 4.44 and ki = 246.74. 
Once the output of the PI gives the estimated frequency value 
the angle is obtained using another integrator  
.     
[ ] [ ] [ ]' '
2
sTn x n nq w= +  (5) 
[ ] [ ] [ ]1 ' '
2
sTx n n nq w+ = +  (6) 
The resulting phase (5) is needed then at the ‘dq’ transform 
blocks and at the decoupling networks, something that 
justifies the one sample delay in the error  estimation (2). 
 
Lowpass filter block discretization 
 
An IIR filter extracts the low frequency ripple from the dq 
positive and negative sequence estimation. The author [11] 
proposes a first order filter with a cutoff frequency, wf , equal 
to the half of the grid one. As good results are obtained the 
same transfer function has been discretized to be implemented 
in the real setup (7) & (8). 
 
[ ] [ ] [ ]
2
s f
s f
T w
y n x n u n
T w
×
= + ×
+ ×
 (7) 
[ ] [ ] [ ]
2
1
2 2
s f s f
s f s f
T w T w
x n y n u n
T w T w
- × ×
+ = × + ×
+ × + ×
 (8) 
 
A generic notation in (7) & (8) is used due to the fact that four 
different filters are needed (Fig. 2), in any case ‘y’ represents 
the filter output while ‘x’ is the state and ‘u’ the input. 
B.- DSOGI PLL discretization 
 
The referenced Transform blocks won’t be analyzed in this 
section as again its discrete and continuous implementation 
are equal and it’s available in further bibliography [13]-[21].  
Further attention has to be paid at the QSG block and phase 
Phase block discretization. 
QSG block discretization 
 
The QSG in this PLL is based on two independent SOGI. 
This structure (Fig. 6) results in a linear system, so its discrete 
representation can be quite systematic once the state space is 
deducted. 
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Fig. 6.- QSG based on a SOGI structure 
 
The loop is described using two state variables, and its state 
space representation (9) has been built for offering the two in 
quadrature signals as the outputs. 
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With a trapezoidal integrator the following discrete state 
space is obtained (10) - (11). 
 
[ ] [ ] [ ]
[ ] [ ] [ ]
1 ' '
' '
x n A x n B v n
y n C x n D v n
+ = × + ×
= × + ×
                                   (10) 
 
The Ts variable represents the sampling time of the discrete 
system while the value of w’[n] comes from the estimation 
made at the PLL block in each computation step, finally the 
value for the k gain is equal to 2  [13]. 
 
Phase block  discretization 
 
The frequency and phase detection are obtained in the same 
way as in the DSRF PLL case, something that stands out if 
the block diagrams of Fig. 2 and Fig. 3 are compared. 
However the PI parameters changes between both models, in 
this case kp = 2.22 and ki is equal to 61.68. 
 
C.- 3phEPLL PLL discretization   
 
This PLL uses another kind of QSG, not based on two ab 
components but on the three phase measurements, each one 
processed by an EPLL. The same structure is repeated later at 
the magnitude and phase block. 
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QSG block - EPLL discretization 
 
The EPLL presented in  
Fig. 7, is slightly different from the original one [6], however 
the presented modifications permit a better computation, 
something reflected in [18] where Karimi-Ghartemani et al. 
are using this method to describe the state space variables. 
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Fig. 7.- QSG based on a EPLL 
 
It is worth to notice that an EPLL results in a nonlinear 
system [18], as can be demonstrated in (12)-(14), for this 
reason it is discretized in a different way than the previous 
DSOGI PLL.  
 
( ) ( ) ( )' cos 'A t k e t tq= × ×&  (12) 
( ) ( ) ( )' sin 'iw t k e t tq= - × ×&  (13) 
( ) ( ) ( )' ' 'p
i
k
t w t w t
k
q = + ×& &  (14) 
The discrete representation of (15)-(18) gives the updates of 
the discrete states. 
 
[ ] [ ] [ ]1 1 'e n u n v n+ = + -  (15)  (15) 
[ ] [ ] [ ] [ ]( )( )
[ ] [ ]( )
' 1 ' 1 sin '
2
sin ' 1
2
s i
s i
T k
w n w n e n n
T k e n n
q
q
×
+ = - × + ×
×
+ × × -
 (16) 
[ ] [ ] [ ] [ ]( )
[ ] [ ]( ) [ ] [ ]( )( )
' 1 ' ' 1 '
2
1 sin ' sin ' 1
2
s
s p
T
n n w n w n
T k
e n n e n n
q q
q q
+ = + × + +
×
- × + × + × -
(17) 
[ ] [ ] [ ]
[ ]( ) [ ] [ ]( )
' 1 ' 1
2
cos ' 1 cos '
sT kA n A n e n
n e n nq q
×
+ = + × +
× + + ×
 (18) 
To obtain the sinusoidal outputs of the EPLL, (19) and (20), 
operations are necessary. By means of these products two in 
quadrature signals are generated.   
 
[ ] [ ] [ ]( )' ' cos 'v n A n nq= ×  (19) 
[ ] [ ] [ ]( )' ' sin 'qv n A n nq= ×  (20) 
 
In the EPLL studied in this paper the different parameters 
have been set to: kp = 5, ki = 450 & k = 500. 
 
Computational unit block 
 
As there are little changes, related to notation, regarding the 
genuine one it is worth to mention the specific equations used 
(21) - (23). 
 
( ) ( )' ' ' ' '1 1 1
3 6 2 3a a b c b c
v v v v qv qv+ = - + - -  (21) 
( ) ( )' ' ' ' '1 1 1
3 6 2 3c c a b a b
v v v v qv qv+ = - - - -  (22) 
( )b a cv v v+ + += - +  (23) 
 
These operations are computed using each discrete state of 
the input variables, therefore its discrete representation is 
equal to the continuous, and though (21) - (23)  can be 
directly implemented by code. 
 
Phase and magnitude block 
 
This element is another EPLL that estimates the phase and the 
magnitude of the fundamental component. Its discretization is 
equal to the last one, but the outputs, are the positive 
sequence magnitude and phase, that corresponds directly with 
the states 'q and A’. 
 
IV. PERFORMANCE EVALUATION  
 
Six representative faulty and have been presented to the 
DSRF PLL, DSOGI PLL and 3phEPLL PLL according to the 
experimental fault patterns extracted from [8 ]-[9 ]. 
In all tests the same pre-fault component has been used: 
0100 0º; 0 0º; 0 0ºV V V+ -= = =  (24) 
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(a) (e) (i) (m) 
    
(b) (f) (j) (n) 
    
(c) (g) (k)  (o) 
    
(d) (h)  (l) (p) 
    
 
Fig. 8.- Amplitude and phase estimation of the 3 tested PLL’s in case of 4 type of sags. (a) – (d) Input signal (V) ; (e) – (h) Amplitude (V) and phase (rad) 
detection for the DSRF PLL; (i) – (l) Amplitude (V) and phase (rad) detection for the DSOGI PLL; (m) – (o) Amplitude (V) and phase (rad) detection for 
the 3phEPLL PLL.  Scaling factors: Amplitude = 1:150; Phase = 1:7. 
TABLE I 
PROPERTIES OF THE TESTING VOLTAGE SAGS 
A Sag B Sag C Sag D Sag 
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V
V
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+
-
ì = -
ï
=í
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0
67.37 5.7º
27.81 177.8º
0 0º
V
V
V
+
-
ì = -
ï
= -í
ï =î
 
Positive, negative and homopolar sequence vectors during the fault 
conditions for the different sags 
 
The fact that the power source is not generating exactly three 
shifted sinewaves, something comprehensible, will produce 
also some negative sequence component in the input signal. 
However this little unbalance also appears in real power 
systems, so this is not hindering the reliability of the test.  
 
V. EXPERIMENTAL RESULTS 
 
‘A’ Type Sag test 
 
This kind of distortion usually appears when a three phase 
fault occurs. The high currents generate a great drop in all 
voltage values, as well as phase jumps due to the change in 
the line impedance. This phenomenon can be also found when 
high power machines are suddenly connected to weak grids. 
In any case either the DSRF PLL or the DSOGI PLL perform 
great results (8.e & 8.i) as both permit a very fast detection of 
the positive sequence (less than two cycles). This is not the 
same for the 3phEPLL that experiments great overshooting in 
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the amplitude (8.m), also affecting deeply the phase detection, 
which was already trying to follow the 40º of phase jump. 
 
‘B’ Type Sag test 
 
As the DSOGI PLL and the DSRF PLL are using αβ 
components the dynamics of the positive sequence detection 
is not influenced by the homopolar one, even though in the 
3ph EPLL this value is affecting the positive component 
estimation, so its dynamic is slower. However, this effect is 
attenuated by the ‘computational unit’ so finally the steady 
state is reached with no great delay. 
 
‘C’& ‘D’ Type Sag test 
 
These sags represent phase to ground and a phase to phase 
shortcircuits, depending on the transformer configuration. 
This kind of distortions are more common than the previous, 
because they are the typical grid faults caused by lightning 
storms. Again good results are achieved overall, nevertheless 
the nonlinear QSG is playing against the 3phEPLL, as a 
slower stabilization stands out (8.o and 8..p). This is even 
more noticeable with the ‘C’ sag where the combination of 
the phase jump and the magnitude change of two phases 
introduce a more severe transient period. For each PLL the 
execution time of one cycle and the update time between each 
step have been indicated at  
TABLE II, where the total time column corresponds to the 
addition of both magnitudes. 
 
TABLE II 
COMPUTATIONAL COST EVALUATION 
Structure Execution Time Update Time Total Time 
DSOGI PLL 1.20ms 90 ns 1.29ms 
DSRF PLL  2.01ms 120 ns 2.13ms 
3phEPLL PLL 2.75ms 90 ns 2.86ms 
 
Global burden time of one cycle of instructions for each PLL, considering 
execution and refresh time  
 
VII. CONCLUSIONS 
 
The results of this paper demonstrate how the ab transform 
and the bandpass filtering characteristic affect to the 
performance of the studied PLL’s as it permits isolating the 
system from the influence of the homopolar component. This 
feature is available in the DSRF and in the DSOGI. On the 
other hand, the bandpass filtering feature, that the DSOGI and 
the 3phEPLL present, improve the results in polluted grids, 
besides a proper structure can act as a good QSG as well, 
something that enhances the general performance of the 
system. 
Only the DSOGI is combining both functionalities, something 
that guarantees a better positive sequence synchronization. 
From this work it can be concluded that all the analyzed 
systems are able to comply with the requirements of the 
codes, in terms of dynamical response, however the DSOGI 
PLL is offering the best compromise between accuracy and 
computational cost. 
ACKNOWLEDGEMENTS 
 
This work was supported by the project ENE2008-06588-
C04-03/ALT. 
REFERENCES 
 
[1] "IEEE Standard for Interconnecting Distributed Resources with Electric 
Power Systems," IEEE Std 1547-2003 , vol., no.pp. 0_1- 16, 2003 
[2] R. Pena, J.C Clare, G.M. Asher, "A doubly fed induction generator using 
back-to-back PWM converters supplying an isolated load from a variable 
speed wind turbine," Electric Power Applications, 1996 IEE Proceedings- , 
vol.143, no.5pp.380-387, Sep 1996 
[3] A. Timbus, M. Liserre, R. Teodorescu, F. Blaabjerg, "Synchronization 
Methods for Three Phase Distributed Power Generation Systems. An 
Overview and Evaluation," in Proc. Power Electronics Specialists, 2005 
IEEE 36th Conference on , vol., no.pp. 2474- 2481, June 12, 2005 
[4] V. Kaura, V. Blasko, "Operation of a phase locked loop system under 
distorted utility conditions," in Industry Applications, IEEE Transactions on , 
vol.33, no.1pp.58-63, Jan/Feb 1997 
[5] R. Teodorescu, F. Blaabjerg, "Flexible control of small wind turbines 
with grid failure detection operating in stand-alone and grid-connected 
mode," in Power Electronics, IEEE Transactions on , vol.19, no.5pp. 1323- 
1332, Sept. 2004 
[6] M. Karimi-Ghartemani, M.R Iravani, "A nonlinear adaptive filter for 
online signal analysis in power systems: applications," in Power Delivery, 
IEEE Transactions on , vol.17, no.2pp.617-622, Apr 2002 
[7] Vindmøller tilsluttet net med spændinger under 100 kV. Teknisk forskrift 
for vindmølleparkers egenskaber og regulering. Elkraft System og Eltra. TF 
3.2.6. December 2004. 
[8] A. Sannino, M.H.J. Bollen, J. Svensson, "Voltage tolerance testing of 
three-phase voltage source converters," in Power Delivery, IEEE 
Transactions on , vol.20, no.2pp. 1633- 1639, April 2005. 
[9] L.D. Zhang, M.H.J. Bollen, "A method for characterizing unbalanced 
voltage dips (sags) with symmetrical components," Power Engineering 
Review, IEEE , vol.18, no.8pp.50-52, Aug. 1998. 
[10] L.N. Arruda, S.M. Silva, B.J.C. Filho, "PLL structures for utility 
connected systems," in Proc. Industry Applications Conference, 2001. Thirty-
Sixth IAS Annual Meeting. Conference Record of the 2001 IEEE , vol.4, 
no.pp.2655-2660 vol.4, 30 Sep-4 Oct 2001. 
[11] P. Rodriguez, J. Pou, J. Bergas, I. Candela, R. Burgos, D. Boroyevic, 
"Double Synchronous Reference Frame PLL for Power Converters Control," 
in Proc. Power Electronics Specialists, 2005 IEEE 36th Conference on , vol., 
no.pp. 1415- 1421, June 12, 2005. 
[12] P. Rodriguez, L. Sainz, J. Bergas, "Synchronous double reference frame 
PLL applied to a unified power quality conditioner," in Proc. Harmonics and 
Quality of Power, 2002. 10th International Conference on , vol.2, no.pp. 614- 
619 vol.2, 6-9 Oct. 2002. 
[13] P. Rodriguez, R. Teodorescu, I. Candela, A. Timbus, M. Liserre, F. 
Blaabjerg, "New Positive-sequence Voltage Detector for Grid 
Synchronization of Power Converters under Faulty Grid Conditions," in 
Proc. IEEE Power Electronics Specialists 37th Conference on, pp. 1492-
1498, June 18-22, 2006. 
[14] Ciobotaru, R. Teodorescu, F. Blaabjerg, “A New Single-Phase PLL 
Structure Based on Second Order Generalized Integrator,” in Proc. IEEE 
Power Electronics Specialists 37th Conference on, pp. 1492-1498, June 18-
22, 2006. 
[15] Ciobotaru, R. Teodorescu, F. Blaabjerg, “Improved PLL structures for 
single-phase grid inverters,” in Proc. International Conference on Power 
Electronics and Intelligent Control for Energy Conservation, 2005. 
PELINCEC 2005, October 16-19, 2005. 
[16] X. Yuan; W. Merk, H. Stemmler, J. Allmeling, "Stationary-frame 
generalized integrators for current control of active power filters with zero 
steady-state error for current harmonics of concern under unbalanced and 
distorted operating conditions," in Industry Applications, IEEE Transactions 
on , vol.38, no.2pp.523-532, Mar/Apr 2002. 
[17] M. Karimi-Ghartemani, M.R. Iravani, "Measurement of harmonics/inter-
harmonics of time-varying frequencies," in Power Delivery, IEEE 
Transactions on , vol.20, no.1pp. 23- 31, Jan 2005. 
[18] M. Karimi-Ghartemani, M.R.Iravani, "A method for synchronization of 
power electronic converters in polluted and variable-frequency 
environments," in Power Systems, IEEE Transactions on , vol.19, no.3pp. 
1263- 1270, Aug. 2004 
 
2920
